• Ingen resultater fundet

Evaluation of On-Chip Router

N/A
N/A
Info
Hent
Protected

Academic year: 2022

Del "Evaluation of On-Chip Router"

Copied!
25
0
0

Indlæser.... (se fuldtekst nu)

Hele teksten

(1)

Modeling and Power

Evaluation of On-Chip Router Components in Spintronics

NOC Symposium, May 9th 2012, Lyngby, Denmark

Pierre Schamberger & Zhonghai Lu Xianyang Jiang Meikang Qui

Dept. of Electronics Systems, School for ICT Institute of Microelectronics and IT Dept. of ECE

KTH Royal Institute of Technology, Sweden Wuhan University, China University of Kentucky, USA

(2)

Agenda

Spintronics

o Motivation o Overview

Magnetic Tunnel Junction (MTJ)

o Theory

o Research status

o Reading and Writing MTJs o Switching energy

o Simulation model

Results for on-chip routers components

o Buffers o Crossbars

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(3)

Spintronics

& MTJ

Magnetic Tunnel Junction

(4)

Spintronics ?

Motivations:

o CMOS drawbacks

• Static current

• High dynamic current o Routers become essentials

• Power consuming

A new technology is required

Spintronics:

o Tunneling effect

o Spin and magnetic moment of the electron vs charge o Potential applications : Memory, Logic elements, …

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(5)

Sandwich structure:

o Ferromagnetic/Insulator/Ferromagnetic

2 States:

o Parallel & Anti-parallel (resp. 1 & 0) o 2 Resistances (High & Low)

Main parameter:

o Tunnel Magnetoresistance Ratio (TMR)

• Voltage dependency on the resistance values

Kungliga Tekniska Högskolan,

Stockholm, Sweden 5

𝑻𝑴𝑹 = 𝑹AP − 𝑹𝑷 𝑹𝑷

Magnetic Tunnel Junction (MTJ)

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(1) (0)

(6)

TMR up to 600%

Material:

o Amorphous AlO barrier o MgO crystal barrier

Main parameters:

o Thickness of the free layer

o Thickness of the insulated layer

MTJ: State of the Art

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(7)

Kungliga Tekniska Högskolan,

Stockholm, Sweden 7

Pros & Cons

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

Advantages Drawbacks

o Good integration o Good scalability o Power failure safe o No static current o Power stand-by

o Perturbations at high concentration rate (MRAM)

o High switching (write) energy

(8)

2 implementations:

o 2 MTJs

o 1 MTJ & 1 reference resistor

MTJ: Read circuitry

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

Evaluation request

2 MTJ

Mixed 1MTJ-1Resistor Logic “0”

Logic “1”

𝑹𝑹𝑬𝑭 = 𝑹AP+ 𝑹𝑷 𝟐

(9)

Different switching methods:

o Spin-Torque Transfer (STT)

o Perpendicular magnetization

Kungliga Tekniska Högskolan,

Stockholm, Sweden 9

MTJ: Write (Switching) circuitry

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(10)

Switching power at 500MHz:

o Actual: 125µW

o Actual CMOS: 8µW o Expected: 0.1µW

3 types of switching:

o Precessional Switching o Dynamic Reversal

o Thermally Activated Switching

2011 results :

Direction Energy Time

Anti-parallel state to parallel state 0.286pJ 1.54ns Parallel state to Antiparallel state 0.706pJ 0.68ns

Switching energy

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(11)

Simulation

models and results

When applied to On-Chip Routers components

(12)

Simulation choices:

o Reading power only

o Total power = reading power + writing power

Reading model:

o Simple model : Variable resistance o Corrected model :

Writing power computation:

o Extrapolated from 1fJ/switching

1

𝑅 = 1

𝑐 + 1

𝑎 ∗ exp −b. V

MTJ Model

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

Res value (Ω)

Crossing voltage (V)

(13)

3 main parts:

o Arbiter o Buffers o Crossbar

Speed:

o 500MHz – 2GHz

Data width:

o Up to 128 bits

Kungliga Tekniska Högskolan,

Stockholm, Sweden 13

On-chip router components

2012-05-09

Agenda Spintronics MTJ On-chip Components Conclusion

(14)

o CMOS Flip-flops

Classic flip-flop model

o MTJ reader circuitry

Random Access Type

Only 1evaluation circuit/module

1 MTJ to store a each state

Buffer implementation

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(15)

o CMOS Flip-flops

Classic flip-flop model

o MTJ reader circuitry

Random Access Type

Only 1evaluation circuit/module

1 MTJ to store a each state

Branch transistor for depth>50

Kungliga Tekniska Högskolan,

Stockholm, Sweden 15

Buffer implementation

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(16)

Buffer implementation: Results

Switching probability: 50%

Frequency: 250MHz Duty Cycle: 25%

Switching energy (est.): 1fJ

Full Power Consumption =

Reading power + Switching power

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

Key depth = 10

(over which the MTJ implementation is less power consuming)

Power saving = up to -56%

(Trend for deep buffer

implementation, 56% of the CMOS power consumption is saved)

(17)

CMOS implementation:

o Tri-state buffers

o CMOS Flip-flop for the control bits

MTJ implementation 1:

o Tri-state buffers

o MTJ reader for the control bits

Kungliga Tekniska Högskolan,

Stockholm, Sweden 17

Crossbar implementation

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(18)

CMOS Flip-flop: 0.6uW

MTJ reader: 2.27uW

Logic-In-Memory Mux: 2.5uW

MTJ implementation 2:

o No CMOS tri-state buffer o Logic-in-Memory device

Crossbar implementation

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(19)

Spintronics

o About electron’s spin, not charge

MTJ switching methods

o Energy magnitude vs. Switching speed

MTJ reader concepts

o Resistance value comparison

Buffer MTJ implementation o Very scalable

o Power efficient

Crossbar MTJ Implementation o Hardly scalable

o Not yet power efficient

Extensions

o Router Arbiter with MTJ

o Scalable Logic-in-Memory Multiplexer structure (Crossbar)

Kungliga Tekniska Högskolan,

Stockholm, Sweden 19

Conclusion

2012-05-09

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(20)

Questions

Thank you for your attention!

Any questions ?

Agenda Spintronics MTJ On-chip Buffer On-chip Crossbar Conclusion

(21)

Annexes

Magnetic Tunnel Junction

(22)

DyCML:

o Dynamic Current Model Logic

CCK:

o Cross-Coupled Keeper

DCS:

o Dynamic current source

Annex: MTJ Reader DyCML

(23)

Kungliga Tekniska Högskolan,

Stockholm, Sweden 23

Annex: Crossbar Logic-in-Memory

2012-05-09

(24)

1,1

2,6

4,6

20

45

205

408

2,35

3,3

4,65

11,8

19,8

92,5

180

10 100 1000

Power (uW) P flip-flop P MTJ P MTJ (group)

Total Power = Using (reading) power + Switching power Switching probability : 50%

Frequency : 250MHz Duty Cycle : 25%

MTJ switching energy (est.) : 1fJ

Annex: Buffer impl. results

(25)

• MTJ Arbiters

• Switching energy enhancements

• Resizing buffers more power efficiently

• Scalable Logic-in-Memory Multiplexer

Kungliga Tekniska Högskolan,

Stockholm, Sweden 25

Annex: Extensions

2012-05-09

Referencer

RELATEREDE DOKUMENTER

• An low-cost monitoring platform called ARBNET for 3D stacked mesh architectures was proposed which can be efficiently used for various system management purposes. • A fully

[r]

We provide two simulation-based frameworks: namely ARTS and RIPE, that allows to model hardware (computation time, power consumption, network la- tency, caching effect, etc.)

I A single bit can be stored in 6 transistors I That is how larger memories are built I FPGAs have this type of on-chip memories I Usually many of them in units of 2 KiB or 4 KiB I

computation communication Algorithm on Chip (ASIC) hardwired hardwired System on Chip (SoC) soft hardwired. Network on Chip (NoC)

[r]

When performing delay matching of an asyn- chronous circuit a delay element is inserted in the request path to delay the request signal by an equal amount of time compared to the

This thesis investigates design of on-chip net- work links using asynchronous circuits, and presents three link designs of which two are providing virtual channels.. The link